

Constraint Editor System

Reduce Costs and Accelerate Time to Market

PCB Design

D A T A S H E E T




Figure 1: CES spreadsheets integrated to schematic and layout environments.

Major product benefits:

- Common constraint entry and edit for electrical and physical high-speed rules
- Integrates to all design tools from schematic to layout
- Easy-to-use spreadsheet-like GUI guided by the design database and cross probing to applications
- Rules preservation on net renames, connectivity additions/removals, pin and/or gate swaps and stackup changes
- GUI offers easy differential pair creation, parallelism rules entry and pin-pair creation
- Hierarchical constraint entry enables simple assignment of complex topologies with filtering and sorting
- Employs user-level customization and integration into the automation layer

Introduction

As designs increase in complexity and density, a higher percentage of the design must be implemented with strict adherence to design rules. Manual documentation, translation, and interpretation of design rules often cause longer product development cycles and increased costs. The Constraint Editor System (CES) provides a fully integrated, constraint-driven design methodology that reduces design costs and time-to-market by automating the communication of design rules and eliminating unnecessary PCB prototypes and re-spins. CES provides both electrical engineers and PCB designers with direct control over the most advanced routing technology in AutoActive to solve current and future system design requirements.

Constraint Integration throughout the Design Flow

CES supports bi-directional cross probing, highlighting and selection between a spreadsheet-based constraint interface and the schematic capture and physical design tools in the flow. The list of tools includes Design Architect®, Board Architect™, Board Station®, Board Station® RE, DxDesigner™ and Expedition™. Constraint values are fully synchronized during the forward and backward annotation processes with intelligent handling of connectivity changes.

Hierarchical Rule Classes

With CES, users can create hierarchical rule classes that greatly ease the association of constraints to design objects. With more common "flat" systems, users must apply constraints to many individual nets or pins, but with the use of hierarchy, and the inheritance of constraints that this facilitates, those same nets can be constrained by one rule at the class level. This greatly reduces the number of constraints manually entered in the design, so when a constraint changes, due to packaging or other requirement changes, constraint modification is simple and straightforward.

Topology Assignment

CES supports user-defined and pre-defined automatic topologies. Users can create a topology and associated constraints with user positioned virtual pins or they can use the more sophisticated automatic topologies where the AutoActive® environment intelligently manages virtual pin locations. Constraint templates can be used to copy constraints from one net to an entire bus, including custom ordering, net constraints and pin pair constraints.

Net Class Schemes

Schemes allow users to have area specific manufacturing constraints, which override the design wide or layer specific constraints. These include constraints such as widths and clearances, which may have to be modified, for example, around a Ball Grid Array device. These schemes are then mapped to rule areas in the AutoActive environment.

Differential Pair Creation

Differential pairs are becoming more and more prevalent in today's designs. CES allows users to easily assign these with a differential pair finder utility. This utility allows users to assign differential pairs using common naming conventions, wild card searches on net names and information from the interactive selection of pairs of nets across the entire design.




Figure 2: Identify differential pairs quickly using wildcard searches.

For more information, visit our website at www.mentor.com/ces

Copyright © 2004 Mentor Graphics Corporation. Mentor Graphics, AutoActive, Design Architect, Board Station RE and Board Station are registered trademarks and Board Architect, DxDesigner and Expedition are Trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
8005 SW Boeckman Road
Wilsonville, OR 97070-7777
Phone: 503.685.7000
Fax: 503.685.1204

Sales and Product Information
Phone: 800.547.3000

Silicon Valley
Mentor Graphics Corporation
1001 Ridder Park Drive
San Jose, California 95131 USA
Phone: 408.436.1500
Fax: 408.436.1501

North American Support Center
Phone: 800.547.4303

Europe
Mentor Graphics
Deutschland GmbH
Arnulfstrasse 201
80634 Munich
Germany
Phone: +49.89.57096.0
Fax: +49.89.57096.400

Pacific Rim
Mentor Graphics (Taiwan)
Room 1603, 16F
International Trade Building
No. 333, Section 1, Keelung Road
Taipei, Taiwan, ROC
Phone: 886.2.87252000
Fax: 886.2.27576027

Japan
Mentor Graphics Japan Co., Ltd.
Gotenyama Hills
7-35, Kita-Shinagawa 4-chome
Shinagawa-Ku, Tokyo 140
Japan
Phone: 81.3.5488.3033
Fax: 81.3.5488.3021



Printed on Recycled Paper

11-04-JC

1023060




Figure 3: Graphical view of layer stackup with impedance planning.

Impedance Planning

Users have the ability to view or modify the properties of the stackup associated with a design within CES. By doing so, users can verify existing stackup characteristics such as differential pair impedance, modify layer attributes, and/or augment the stackup to meet width, spacing and impedance constraints.

Parallelism Rule Assignment

CES provides a simple parallelism rule creation and assignment dialog box. Parallelism rules apply on the same or adjacent layers and can be assigned at the net or class level for maximum control and flexibility.

System Requirements

Operating Systems:

- HP-UX: 11.0, 11i
- Red Hat Enterprise Linux: WS 3
- Solaris: 8, 9
- Windows: 2000 SP4, XP Pro SP1a

Memory:

- 512 MB Minimum
- 1GB Recommended